In this paper we introduce a VLSI priority encoder that uses a novel priority lookahead scheme to reduce the delay for the worse case operation of the circuit, while maintaining a very low transistor count. The encoder's topmost input request has the highest priority; this priority descends linearly. Two design approaches for the priority encoder are presented, one without a priority lookahead scheme and one with a priority lookahead scheme. For an N-bit encoder, the circuit with the priority lookahead scheme requires only 1.094 times the number of transistors the circuit without the priority lookahead scheme. Having a 32-bit encoder as an example, the circuit with the priority lookahead scheme is 2.59 times faster than the circuit without the priority lookahead. The worst case operation delay is 4.4 ns for this lookahead encoder, using a 1-m s c alable CMOS technology. The proposed l o okahead scheme can be extended to larger encoders.
Introduction
Priority encoders are used in a number of computer systems and sub-systems. When several processes, modules, or units request a single hardware or software resource, a decision has to be made to allow a single request to use such a resource. The priority encoder implements a prioritized selection function where the resource is granted to the request with the highest priority according to the selection function. Examples of some sub-systems that use encoder functions include: bus 1 , I O 2 , data comparator 3 , and Interconnection Network Router 4 . A bus is used as a means of communication between modules. When more than one module request the bus, only one of them will get access to the bus. In this case, the top priority might be given to the processor. When an I O device is requested by several modules, only one of these will be granted its request. Priority encoders in conjunction with comparators 3 can be used to compare two sets of parallel digital data having a large number of bits. An interconnection network router 4 requires a priority selection function to ensure deterministic execution of routing algorithms and to select an output port that provides a short path.
Out of a number of requests a priority encoder selects only one of them to be served. This selection is based on a static or dynamic priority. A static approach has a xed priority that can only be changed by explicitly changing the relative priority position of the requests. A dynamic approach allows changes in the priority at run time. These encoders can be implemented either in hardware for extremely fast processing or in software for exible priority schemes. The proposed priority encoder accepts N input request lines and outputs only one active line corresponding to the request that has the highest priority. Priority encoding ensures that the input request with the lowest index has the highest priority. We explore a lookahead approach in order to minimize the propagation delay of the priority status during the worse case operation, hence increasing the operation speed of the circuit. This paper has been organized as follows. In Section 2 we provide a description of two priority encoder approaches. Section 3 provides the VLSI circuit design of the two approaches, while Section 4 has simulation results of the proposed priority encoder. Some concluding remarks appear in Section 5.
Priority Encoder Scheme
In this section we i n troduce a novel priority encoder scheme. In this study the encoded Priority EP for a bit position i is expressed as:
where M i is the priority encoder's input request and P i is the priority status for this bit position. M i and P i are both one bit values. The operator in equation 1 and in the subsequent equations represents a logic AND, hence the encoded priority b y de nition is the result of ANDing the input with the priority status. The encoder implements a chained priority where inputs at lower bit positions have higher priority. The priority status P i is given by the equation:
where M i,1 and P i,1 are the request and the priority status, respectively, of the previous bit position. If there is no request at bit position i,1 i.e M i,1 = 0, then the priority P i,1 is passed on to P i .
Equation 2
shows that there is a concatenated dependence in order to determine the status of the priority bit P i . Starting with P 0 we can write equations that describe how the priority bits are determined.
From the above set of equations P 0 has the highest priority, and the other priority bits have a dependence on the previous requests. If we allow Q to represent a logical AND, we can write the above set of equations in a more concise form:
An N-input encoder requires n , 1 ANDed terms to determine the priority status of the n th entry. As N increases, a direct implementation of this approach will require a large number of gates as well as a large fanout for request inputs such a s M 0 . W e therefore seek for ways to reduce the number of the ANDed terms in determining the priority status of any given entry. We explore the use of a 4-bit priority l o o k ahead scheme, which shares some common characteristic with carry lookahead adders 5, 6 .
We consider a case in which w e h a v e a n N -bit priority encoder. We develop expressions for a priority Equation 7 is an expression for all possible cases that can be encountered using the 4-bit priority l o o k ahead scheme and based on this equation we can write the expressions for the encoded priority for all bit positions. The expressions provided in equation 8 below are for a 32-bit priority encoder.
Use of the 4-bit priority l o o k ahead scheme can be extended to a second level by grouping the 4-bit priority l o o k ahead into two sets, to form a 16-bit priority lookahead scheme. The expression for the second level priority l o o k ahead scheme appears in equation 9.
The encoded priority at bit position 31, when using the second level priority s c heme becomes:
Having described the priority encoder scheme, we n o w present the VLSI circuits of the proposed design. In the next section an implementation of the equations provided in this section will be presented.
Priority Encoder VLSI Circuits
In order to show h o w the proposed priority encoding approach can be implemented, we have designed and simulated a CMOS priority encoder. In this implementation, we h a v e used pass transistor logic and dynamic circuitry not only to achieve high performance but also to minimize silicon real estate. In this section, we describe the circuitry of a CMOS priority encoder with no lookahead. Then extremely fast priority circuitry is added to this circuit, with a very small impact on the overall number of transistors, to produce an encoder that uses a priority l o o k ahead scheme. Figure 1 shows the unit cell of the priority encoder described by the expression E P i =M i P i .This circuit requires a precharge phase before the request signal M i is processed. During this phase the M 0 i and P i signals are precharged to logic 1 by transistors T pchr and T pchp respectively. The transistor T pchp is an ntype transistor, therefore, the priority status can only be precharged to V dd ,V tn , instead of V dd where V tn is the threshold voltage of an n-type transistor. This reduces the time required to discharge P i+1 when M i is set to logic 1. The signal labeled as M 0 i sets the status of transistor T pdp . This transistor is used to pull down the priority; thus, at precharge transistor T pdp is set o to prevent a n y discharge of the priority signal P i+1 .
Basic Priority Encoder Cell
The priority status is normally precharged to logic 1, in order to avoid delays in propagating P i = 1 . Once the precharging of M 0 i and P i has been completed, the request M i is passed when the clock signal is set to logic 1. Transistor T lch allows the request to be dynamically latched on the gates of the inverter and transistor T pp ; thus, the duration of the clock pulse could be made extremely short. If the current request has the highest priority and M i = 1, it implies that the priority status to be propagated is at logic 0, therefore, P i+1 which is normally precharged, must be discharged. The circuit arrangement of Figure 1 indicates that this is performed by using the value of M 0 i , to turn on the pull down transistor T pdp and hence discharge P i+1 . When M i = 1 transistor T pp is turned o by the signal M 0 i to prevent a discharge of priority P i . Figure 1 shows how the expression E P i =M i P i is implemented, if the current request is active and the current priority status has not been discharged, then the corresponding encoded priority E P i gets set to logic level 1. Figure 2 shows how a number of priority encoder cells can be put together to implement a large encoder. This gure shows a four-input encoder unit in which four basic cells are cascaded; the priority status is conditionally propagated to the lower cells. If M 0 is at logic 0, then P 0 gets propagated to the next cell, and to minimize the delay of propagating a 1", The priority encoder unit shown in Figure 2 can be extended to accommodate a larger number of inputs. We h a v e included a bu er per four-input encoder unit to reduce the delays in the priority c hain. Assuming a 32-bit decoder, that uses eight, four-input encoder units, the critical operation occurs when M 0 = 1 and M 31 = 1 with requests M 1 through M 30 all at logic 0. This results in E P 0 = 1, and since M 0 has the highest priority, E P 31 must be set to logic 0. This is achieved by setting P 1 to logic 0 and propagating this status to the last entry. This represents the worst case operation because P 1 must be propagated through a series of n-type transistors, in order to set P 2 through P 31 to logic 0. Equation 3 in Section 2 shows a recursive relation between P 1 and P 31 , and this is represented in Figure 2 The priority status is required to determine the logic value of the encoded priority, as a result it must be propagated with minimal delay to the lower entries, and for the worst case operation described, the propagated priority status is required to set E P 31 low, since a request with the highest priority has been encountered. Due to the way the priority propagates in this scheme, the delay for the worst case operation tends to be long. This in turn may impose a severe restriction on the clock of the system, where this encoder is used, since the clock should allow enough time to process all the cases including the worst case. 
Priority Encoder Cell with Lookahead
In order to reduce priority status propagation delays, in this section we propose a circuit that implements the priority l o o k ahead in a simple, but yet effective manner. Figure 3 , shows the basic cell for the priority l o o k ahead scheme. In this gure the unit cell from Figure 1 , has been extended to include a lookahead line and a pull-down transistor T pdl whose gate is driven by the request. At precharge time, the lookahead line is set to logic 1. When the clock goes to logic 1 and if M i = 1, transistors T pdl and T pdp conduct discharging P L j and P i+1 respectively. Cascading several basic cells of Figure 3 , results in a chain of pass transistors T pp , and a delay increase in propagating P i = 0. The priority lookahead scheme provides a fast path for P i to propagate to other cells through the lookahead line P L j . The signal on the priority l o o k ahead line propagates to the lower cells much faster than the priority signal that propagates through the pass transistors T pp . The 4-bit priority encoder can be cascaded to produce an N-input encoder. Cascading the 4-bit encoder unit requires that some additional circuitry be included between the modules, and this inter-module circuitry appears in the dotted box in Figure 4 . The inter-module circuitry consists of three n-type transistors two of which are in series, with transistor T dl1 driven by the inverse of the signal on the priority lookahead line and transistor T dl2 being driven by the precharge signal. Transistor T dl1 could have been used as the pull-down transistor, however, transistor T dl2 is required to accommodate the inverter delays.
Due to the delay that occurs when several modules are put together, the precharge cycle of P L j +1 could begin while transistor T dl1 is still conducting. This in turn may not allow the P L j +1 priority l o o k ahead line to be charged properly. The transistor labeled as T pdpc within the inter-module circuitry serves to discharge the priority status of the next module as well as that of the previous module, if a request with the highest priority has been encountered in any of the entries above.
For all the entries that give i mode 4 = 0, transistor T pdpc serves to discharge the priority status P i+1 , and this results in a logic 0 being propagated bidirectionally to P i and P i+2 , assuming that input requests M i and M i+1 are at logic 0. The 4-bit priority l o o k ahead scheme depicted in Figure 4 , can be extended to a second level priority l o o k ahead scheme, by grouping the 4-bit cells into groups of sixteen and adding a priority l o o k ahead line. The status of a single second level priority line P L 2 j is determined by the status of any or all of the four rst level priority lookahead lines. After the precharge cycle has been completed, any o f the P L j 's that is at logic 0, will cause P L 2 j to be discharged.
Simulation Results
The circuits described in the previous section have been simulated for functionality and performance using SPICE. A 32-bit encoder has been designed and tested using a 1-m scalable CMOS technology. Before reporting the results of the simulations it is necessary to point out that we have arranged the transistor geometries to achieve better performance. To minimize degradation of the gain factor , for the series transistorsT pp in Figure 3 we use a gate ratio width:length of 4:1. When a high priority request is found the inverter on the priority l o o k ahead line must switch its output very fast from a logic 0 to a logic 1. The p-type transistor within this inverter must accomplish this switching; thus, we h a v e to ensure that this transistor's gain factor is high enough to provide the desired switching speed.
When an encoded priority E P i i n t h e upper entries has been set to logic 1, priority status P i+1 gets set to logic 0, and propagated to the lower entries, to ensure that the rest of the encoded priorities are set to logic 0, since a request input M i with the highest priority has been encoded. For the critical operation, priority status P n,1 , must be set to logic 0 in order to prevent E P n , 1 from being set to logic 1. In this case P 1 = 0 needs to be propagated to the last entry.
This critical or worst case is simulated and the results are reported below. We measure the propagation delay for the worst case operation, as the time it takes for priority status P n,1 to reach 10 of V dd , once the clock reaches 90 of V dd . The SPICE simulation results show that the circuit with the priority l o o k ahead scheme performs much better than the circuit without the priority lookahead scheme. Figure 5 depicts the SPICE simulation results of the circuit without the priority lookahead, while in Figure 6 we display the results of the circuit that uses the lookahead scheme. To obtain better performance we have added circuitry to perform the lookahead function. The transistor count for an N-bit encoder using the encoder without the priority l o o k ahead is given by: 15N + 4 N 4 and for that with the priority scheme the transistor count is: 16N + 6 N 4 Based on these expressions, we compute the percent increase in transistor count by considering the ratio of the number of transistors given an N-bit encoder, as follows: Therefore the increase in transistor count is only 9.4. This is a small increase compared to the delay reduction. If we consider a 32-bit encoder, we h a v e that the circuit without the priority lookahead scheme takes longer 11.4ns, to propagate the priority status during the worst case operation, while it takes 4.4 ns to propagate the priority status using the circuitry, that has a priority l o o k ahead scheme.
Concluding Remarks
In this paper we h a v e proposed a novel priority encoder scheme and its VLSI circuitry. Our priority encoder uses a xed priority s c heme to encode N-input requests. The encoder receives N-inputs which could either be at logic 0 or 1, encodes them, and sets a single output to logic 1. The xed priority scheme ensures that the output corresponding to the input request that has the highest priority gets set to logic 1 while the rest of the outputs are set to logic 0, irrespective of the logic level of their corresponding input requests. For a linear N-input encoder, the input with the least index M 0 if set to logic 1, has the highest priority. We h a v e shown two design approaches one of them uses a novel priority l o o k ahead scheme. The circuit for the priority encoder that uses a priority l o o k ahead scheme, requires an additional transistor and a lookahead line as additions to the basic cell of the encoder without the priority lookahead. The priority lookahead line enables us to group the basic cells in groups of four, forming a 4-bit priority l o o k ahead circuit. This permits the priority status P i to be propagated to the cells below m uch faster. This scheme can be applied recursively for larger encoders. The priority lookahead cell circuit has only 1.094 times, more transistors than the circuit without the priority l o o k ahead scheme. A 32-bit priority encoder and a 1-m SCMOS technology have been used as means to show the potential of the proposed encoder scheme. SPICE simulations have shown that the design that uses the priority l o o k ahead scheme outperforms the design without the priority l o o k ahead scheme by 159, when the worst case operation of both circuits is considered. A 32-bit encoder without the priority lookahead has a delay of 11.4 ns while one with the priority l o o k ahead has a 4.4 ns delay. In a sub-micron technology, such as 0.25-m, the proposed priority encoder would be greatly improved.
Our priority l o o k ahead encoder is an extremely fast general purpose encoder that can nd applications in a number of digital computer systems and sub-systems. The priority l o o k ahead scheme is an important feature of this design, since it signi cantly reduces the priority status' propagation delay. The proposed scheme can be applied recursively for larger encoders. The 4-bit priority encoder circuitry can easily be extended to a second level priority lookahead scheme, while still maintaining its high performance.
